10nm

Patterning challenges for the semiconductor industry are growing as the number of multi-patterned layers being used in the 10nm and beyond nodes increase.

Scaling and emerging applications are driving market and technology changes.

Changing materials in the contact can lower resistance and improve yield in sub-10nm chip designs.

Evolutionary changes in materials and device structures critical for next generation of device scaling.