Patterning the Interconnects of Future Chips

Applied's Sree Kesapragada and Miller Allen, discuss the Endura Cirrus HTX which meets chipmakers’ copper interconnect patterning needs by extending the TiN metal hardmask —the industry’s material of choice — to the 10nm and below nodes.

Chip manufacturers today build billions of transistors on a chip, delivering incredible computing power to consumers. What often gets overlooked is how hard it’s getting to create the many miles of ultra-thin copper wiring used to connect each of the transistors. Patterning these electrical pathways is becoming increasingly challenging as they grow denser and finer, and any defect can impact the chip’s performance or render it useless.

Innovations in materials engineering technology for the hardmask is required to preserve the pattern integrity of the tightly packed, tiny interconnect circuitry. Applied’s Sree Kesapragada, global product manager, together with Miller Allen, director of BEOL PVD technology, discuss how the Endura Cirrus HTX meets chipmakers’ copper interconnect patterning needs by extending the TiN metal hardmask – the industry’s material of choice – to the 10nm and below nodes.

Applied’s latest hardmask technology is helping chipmakers continue to provide the world with multiple generations of new chips.

Receive updates in your inbox!

Subscribe Now

Want to join the discussion?

Add new comment:*

* Comments must adhere to our Discussion Guidelines and Rules of Engagement.

You can also fill out this form to contact us directly and we will get back to you.